

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE			
<b>SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT</b>		Docket Number: <b>2885/86</b>	Confirmation Number: <b>9148</b>
Application Number <b>10/501,845</b>	Filing Date <b>August 26, 2005</b>	Examiner <b>Keith E. Vicary</b>	Art Unit <b>2183</b>
Invention Title <b>RECONFIGURABLE GENERAL PURPOSE PROCESSOR HAVING TIME RESTRICTED CONFIGURATIONS</b>		Inventors <b>Martin VORBACH et al.</b>	

Mail Stop RCE  
Commissioner for Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450

I hereby certify that this correspondence is being electronically transmitted to the United States Patent and Trademark Office via Express Mail on  
Date: September 8, 2011  
Signature: /Josephine B. Hardy /  
Josephine b. Hardy

Sir:

Pursuant to 37 CFR § 1.56, the attention of the Patent and Trademark Office is hereby directed to the reference(s) listed on the attached List of References. It is respectfully requested that the information be expressly considered during the prosecution of this application, and that the reference(s) be made of record therein and appear among the "References Cited" on any patent to issue therefrom. The filing of this Information Disclosure Statement and the enclosed List of References, shall not be construed as an admission that the information cited is prior art, or is considered to be material to patentability as defined in 37 C.F.R. § 1.56(b). The paragraphs marked below are applicable. It is believed that no fees other than those indicated below are due, but authorization is hereby given to charge any additional fees due, or to credit any overpayment, to Kenyon & Kenyon LLP, deposit account 11-0600.

☒ 1. This Information Disclosure Statement is being filed (a) within three months of the filing date of a national application other than a continued prosecution application under 37 C.F.R. §1.53(d), (b) within three months of the date of entry of the national stage as set forth in 37 C.F.R. § 1.491 in an international application, (c) before the mailing date of a first Office Action on the merits in the present application, OR (d) before the mailing of a first office action after filing of a request for continued examination. No certification or fee is required.

☐ 2. This Information Disclosure Statement is being filed more than three months after the U.S. filing date AND after the mailing date of the first Office Action on the merits, but before the mailing date of a final action, Notice of Allowance, or any action that otherwise closes prosecution.

☐ a. I hereby certify that each item of information contained in this Information Disclosure Statement was first cited in a communication from a foreign patent office in a counterpart foreign application not more than three months prior to the filing of this Information Disclosure Statement. 37 CFR §1.97(e)(1).

☐ b. I hereby certify that no item of information in this Information Disclosure Statement was cited in a communication from a foreign patent office in a

counterpart foreign application or, to my knowledge after making reasonable inquiry, was known to any individual designated in 37 CFR §1.56(c) more than three months prior to the filing of this Information Disclosure Statement. 37 CFR §1.97(e)(2).

☐ c. The required fee of **\$180.00** under 37 CFR §1.17(p) is being paid by **credit card** to ensure consideration of the disclosed information. Any additional fees may be charged to Deposit Account No. 11-0600 of Kenyon & Kenyon LLP

☒ 3. Since this application was filed after June 30, 2003, copies of U.S. references are not included.

Respectfully submitted,

Date: September 8, 2011

/Aaron Grunberger/  
Aaron Grunberger  
Reg. No. 59,210

KENYON & KENYON LLP  
One Broadway  
New York, NY 20004  
(212) 425-7200 telephone  
(212) 425-5288 facsimile

**CUSTOMER NUMBER 26646**

<b>INFORMATION DISCLOSURE STATEMENT BY APPLICANTS</b> <b>List of References</b>	Attorney Docket No. 2885/86	Serial No. 10/501,845
	Applicant(s) Vorbach et al.	
	Filing Date August 26, 2005	Group Art Unit 2183

**U.S. PATENT DOCUMENTS**

EXAMINER'S INITIALS	PATENT/ PUBLICATION NUMBER	PATENT/PUBLICATION DATE	NAME	CLASS	SUBCLASS	FILING DATE
	6,298,043	October 2, 2001	Mauger et al.			
	5,339,840	January 15, 2002	Kothari et al.			
	6,449,283	September 10, 2003	Chao et al.			
	6,681,388	January 20, 2004	Sato et al.			
	7,036,114	April 26, 2006	McWilliams et al.			
	7,657,877	February 2, 2010	Vorbach et al.			
	5,675,777	October 7, 1997	Glickman			
	5,832,288	November 3, 1998	Wong			
	5,898,602	April 27, 1999	Rothman et al.			
	6,096,091	August 1, 2000	Hartmann			

**FOREIGN PATENT DOCUMENTS**

EXAMINER'S INITIALS	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION	
						YES	NO
	WO 07/30395	March 15, 2007	PCT				

**OTHER DOCUMENTS**

EXAMINER'S INITIALS	AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.
	Cherbaka, Mark F., "Verification and Configuration of a Run-time Reconfigurable Custom Computing Integrated Circuit for DSP Applications," Thesis: Virginia Polytechnic Institute and State University, July 8, 1996, 106 pages.
	Cong et al., "Structural Gate Decomposition for Depth-Optimal Technology Mapping in LUT-Based FPGA Designs," Univ. of California, ACM Transactions on Design Automation of Electronic Systems, Vol. 5, No. 2, April 2000, pp. 193-225.
	FOLDDOC, The Free On-Line Dictionary of Computing, "handshaking," online 13 January 1995, retrieved from Internet 23 January 2011 at <a href="http://foldoc.org/handshake">http://foldoc.org/handshake</a> .
	Li et al., "Hardware-Software Co-Design of Embedded Reconfigurable Architectures," Los Angeles, CA, 2000, ACM, pp. 507-512.
	Marshall et al., "A Reconfigurable Arithmetic Array for Multimedia Applications," FPGA '99 Proceedings of the 1999 ACM/SIGDA Seventh International Symposium on Field Programmable Gate Arrays, 10 pages.
	Melvin, Stephen et al., "Hardware Support for Large Atomic Units in Dynamically Scheduled Machines," Computer Science Division, University of California, Berkeley, IEEE (1988), pp. 60-63.
	Pistorius et al., "Generation of Very Large Circuits to Benchmark the Partitioning of FPGAs," Monterey, CA, 1999, ACM, pp. 67-73.
	Roterberg, Eric et al., "Trace Cache: a Low Latency Approach to High Bandwidth Instruction Fetching," Proceedings of the 29 <sup>th</sup> Annual International Symposium on Microarchitecture, Paris, France, IEEE (1996), 12 pages.
EXAMINER	DATE CONSIDERED
EXAMINER: Initial if citation considered, whether or not citation is in conformance with M.P.E.P. 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.	